

# Measurement of interface-state parameters near the band edge at the Si/SiO<sub>2</sub> interface by the conductance method

著者	坪内 和夫
journal or publication title	Applied Physics Letters
volume	33
number	8
page range	745-747
year	1978
URL	<a href="http://hdl.handle.net/10097/47676">http://hdl.handle.net/10097/47676</a>

doi: 10.1063/1.90525

# Measurement of interface-state parameters near the band edge at the Si/SiO<sub>2</sub> interface by the conductance method

M. Morita, K. Tsubouchi, and N. Mikoshiba

Research Institute of Electrical Communication, Tohoku University, Katahira, Sendai, Japan  
(Received 31 May 1978; accepted for publication 4 August 1978)

The interface-state parameters near the band edge at the Si/SiO<sub>2</sub> interface were measured using the MOS conductance method with the reflection technique, extending the frequency up to 100 MHz. The double peaks were observed in the conductance-vs-frequency curves. The decrease of the capture cross section toward the band edge was found due to the overlap of the double peaks. The new peak at higher frequencies suggests the existence of new interface states, which has been overlooked so far.

PACS numbers: 73.20.-r, 73.40.Qv

The properties of interface states near the band edge at the Si/SiO<sub>2</sub> interface have not been fully understood in contrast to those near the midgap. Study of the interface states was first carried out by Gray and Brown<sup>1</sup> using the low-temperature technique; but the Gray-Brown technique could not provide information about the capture cross section. Fahner *et al.*<sup>2</sup> measured the physical parameters of the interface states near the band edge using the MOS conductance method, extending the frequency up to 50 MHz, while Deuling *et al.*<sup>3</sup> measured the parameters in the temperature range between the liquid-nitrogen and room temperatures. They<sup>2,3</sup> observed that the capture cross section was independent of energy near the midgap, while it decreases exponentially with energy near the conduction band.

In order to clarify the origin of the decrease of the cross section, we have carried out the measurements of the interface-state parameters near the band edge at the Si/SiO<sub>2</sub> interface using the MOS conductance method with the reflection technique, extending the frequency up to 100 MHz.

The samples used were made by thermal oxidation of *n*-type layers (26.5 Ω cm, 9.2 μm) epitaxially grown on highly doped (111) substrates. Oxidations were carried out at 1050°C for 3 h in a dry O<sub>2</sub> (100 ppm H<sub>2</sub>O) atmosphere. The thickness of oxide was about 900 Å. Low-temperature annealing was done at 400°C for 30 min in a dry N<sub>2</sub> (100 ppm H<sub>2</sub>O) atmosphere, after Al electrodes 1 mm in diameter were evaporated. The reasons for the use of the epitaxial layer on the highly doped substrate are as follows. First, we need a good back Ohmic contact for the high-frequency measurements. Second, the total bulk resistance should be as small as possible to obtain accurate values of the conductance component due to interface states.

The impedance of MOS capacitors was measured using the Hewlett Packard 8405A vector voltmeter in the frequency range from 1 to 100 MHz. A block diagram of the setup for making the reflection measurements is shown in Fig. 1(a). The use of a directional bridge gives the accurate correction values of the circuit constants determined by a short condition at the sample port in the low-frequency region. When the frequency is higher than about 1 MHz, the equivalent circuit of the line must be described by the dis-

tributed constant circuit because the wavelength of the signal cannot be negligible compared with the size of the circuit elements. The equivalent circuit of the line between the *B*-channel probe tee and the sample port is given in Fig. 1(b). The correction factors including the circuit constants are determined by the relations

$$\exp(2\gamma_n l_n) = -1/\rho_n^{(s)},$$

$$\rho_n^{(s)} = (V_{nr}/V_{ni})_{\text{short}},$$





FIG. 1. (a) Block diagram of apparatus for the reflection measurements. 1: 50-Ω load, 2: probe tee, 3: coaxial attenuator, 4: power splitter, 5: directional bridge, 6: bias network, 7: sample. (b) Equivalent circuit of the line between the *B*-channel probe tee and the sample port for the reflection measurements.  $Z_0$ : characteristic impedance of the line,  $Z_s$ : load (sample) impedance,  $\gamma_b$  and  $l_b$ : propagation constant and line length between the *B* port and the *N* port, respectively,  $\gamma_n$  and  $l_n$ : propagation constant and line length between the *N*-port and the sample port, respectively,  $V_{br}$ : reflected voltage at the *B* port,  $V_{ni}$  and  $V_{nr}$ : incident and reflected voltages at the *N* port, respectively,  $V_{si}$  and  $V_{sr}$ : incident and reflected voltages at the sample port, respectively.




FIG. 2. Equivalence circuit of the MOS capacitor.  $C_{ox}$ : oxide capacitance,  $C_D$ : depletion layer capacitance,  $C_{ss}$ : capacitance of interface states,  $G_{ss}$ : conductance of interface states,  $R_B$ : bulk resistance.

where  $\gamma_n$  is the propagation constant,  $l_n$  is the line length between the  $N$  port and the sample port,  $V_{ni}$  and  $V_{nr}$  are the incident and reflected voltages at the  $N$  port, respectively, and  $\rho_n^{(s)}$  is measured by placing a short circuit at the sample port. The amplitude of applied rf voltage at the sample port was approximately 8 mV.

In the frequency range from 5 Hz to 100 kHz, the capacitance and the conductance were measured using the phase-sensitive detection with the Princeton Applied Research 124 lock-in amplifier, while in the frequency range from 5 to 500 kHz the measurements were carried out using the Boonton Electronics 75C capacitance bridge.

The parameters of the interface states were evaluated using the MOS conductance method.<sup>4</sup> The equivalent circuit of the MOS capacitor is given in Fig. 2. It should be noted that the contribution of the bulk resistance to the impedance of the entire MOS capacitor increases as the frequency increases. The information on the interface states can be obtained from the characteristic curves of  $G_{ss}/\omega$  versus  $\log f$ , where  $G_{ss}$  is the conductance and  $\omega (=2\pi f)$  is the angular frequency. Figure 3 shows the measured  $G_{ss}/\omega$ -vs- $\log f$  curves with the field-plate bias as a parameter. The double peaks have been observed. The peak in the low-frequency range is the peak observed before.<sup>2,3</sup> If we dis-




FIG. 3.  $G_{ss}/\omega$ -versus  $\log f$  with field-plate bias as parameters. Flatband voltage is  $-1.6$  V.




FIG. 4. Apparent interface-state density  $N_{ss}$  and apparent electron capture cross section  $\sigma_n$  of interface states as a function of the energy. The energy is measured relative to the conduction-band edge.

regard the existence of the high-frequency peak and take only the low-frequency peak into consideration, we obtain an apparent interface-state density and an apparent electron capture cross section near the conduction-band edge as shown in Fig. 4, which is very similar to the figures obtained by Fahner *et al.*<sup>2</sup> and by Deuling *et al.*<sup>3</sup> Therefore, we conclude that the decrease of the electron capture cross section toward the conduction-band edge reported so far is caused by the existence of the new peak at the high-frequency range which has been overlooked so far.

Let us consider the possible origin of the new peak in Fig. 3. One possibility is that the new peak indicates the existence of new interface states. The characteristic features of the new peak are as follows. The peak values increase linearly with bias voltage toward accumulation and the positions of the peak shift toward lower frequencies. This behavior cannot be explained by the models so far proposed.<sup>4-6</sup> Therefore, it is likely that the new peak suggests the new interface states which cannot be described by the conventional models.

Another possibility is that the new peak appears to be due to the inaccuracy of the values of the bulk resistance. In the investigations of interface states near the band edges so far reported, there is no discussion of the effect of the bulk resistance. However, the contribution of the bulk resistance to the impedance of the entire MOS capacitor increases as the frequency increases. Thus, we need a very accurate value of the bulk resistance in order to obtain accurate values of  $G_{ss}/\omega$  we have used the value of the bulk resistance estimated by the bulk resistivity  $\rho = 26.5 \Omega \text{ cm}$ . This value of the resistivity was calculated using the doping density of the epitaxial layer determined by the  $C$ - $V$  method. This value is roughly equal to the values ( $23.7$ – $32.4 \Omega \text{ cm}$ ) obtained by the monitor substrates. The monitor substrates consist of the  $n$ -type layer epitaxially grown on the  $p$ -type substrates under the same condition as that under which the  $n$ -type layer is epitaxially grown on highly doped  $n$ -type substrates. It is easy to measure the resistivity of the  $n$ -type layer of the monitor substrates. In the high-frequency range, the curves of  $G_{ss}/\omega$  reflect changes in the values of the bulk resistance. However, the new peaks always

exist for  $\rho = 23.7\text{--}32.4\ \Omega\text{cm}$ . Therefore, it is not likely that the new peak appears to be due to the inaccuracy of the value of the bulk resistance.

In conclusion, we have obtained the results which show that the decrease of the capture cross section of the interface states at the Si/SiO<sub>2</sub> interface toward the band edge is due to the overlap of double peaks in the interface-state conductance curves. We believe that the new peak at higher frequencies suggests the exis-

tence of new interface states overlooked so far.

- <sup>1</sup>P. V. Gray and D. M. Brown, Appl. Phys. Lett. 8, 31 (1966).
- <sup>2</sup>W. Fahner and A. Goetzberger, Appl. Phys. Lett. 17, 16 (1970).
- <sup>3</sup>H. Deuling, E. Klausmann, and A. Goetzberger, Solid-State Electron. 15, 559 (1972).
- <sup>4</sup>E. H. Nicollian and A. Goetzberger, Bell Syst. Tech. J. 46, 1055 (1967).
- <sup>5</sup>K. Lehovec, Appl. Phys. Lett. 8, 48 (1966).
- <sup>6</sup>H. Preier, Appl. Phys. Lett. 10, 361 (1967).

## Surface potential of anodized *p*-GaAs MOS capacitors

L. G. Meiners

Electronic Material Sciences Division, Naval Ocean Systems Center, San Diego, California 92152  
(Received 14 July 1978; accepted for publication 15 August 1978)

Metal-oxide-semiconductor (MOS) capacitors were constructed on *p*-type GaAs anodized in a tartaric acid-water-glycol solution at room temperature, and capacitance-voltage measurements were made on them from the quasistatic regime to 150 MHz. The data thus obtained indicate that the zero-bias surface potential is 0.59 V, that the total surface potential excursion is limited to  $\sim 0.45$  V, and that neither flatband nor inversion were achievable. The minimum in surface-state density was  $\sim 4 \times 10^{12}\text{ cm}^{-2}\text{ eV}^{-1}$ .

PACS numbers: 73.40.Qv, 73.20.-r, 85.50.Na

Previously reported capacitance-voltage (*C-V*) measurements<sup>1</sup> on *p*-type GaAs have implied that surface accumulation and inversion are reached and that a surface-state density of  $\sim 10^{11}\text{ cm}^{-2}\text{ eV}^{-1}$  exists near midgap. This conclusion was based on a 1-MHz measurement of the *C-V* characteristics of MOS capacitors and an analysis using the Terman method,<sup>2</sup> with the assumption that no surface states were responding to the measurement frequency. *C-V* measurements made at 150 MHz on *n*-GaAs capacitors have indicated that large numbers of surface states can, in fact, respond to frequencies above 1 MHz on *n*-type material,<sup>3</sup> and more-recent results on *p*-type GaAs have indeed indicated that a true high-frequency *C-V* curve is not obtained at 1 MHz.<sup>4,5</sup>

This letter reports the results of *C-V* measurements made on anodically formed *p*-GaAs MOS capacitors from the quasistatic regime to 150 MHz. The devices were made using Cd-doped  $p = 2.3 \times 10^{17}\text{ cm}^{-3}$  (100)-oriented substrates. These were cleaned in hot 45% KOH, rinsed in deionized water, etched in 1% Br-methanol, and rinsed in deionized water immediately prior to anodization. Anodization was performed at  $100\ \mu\text{A}/\text{cm}^2$  in a 3 wt% aqueous solution of tartaric acid buffered to a pH of 6.0 and mixed in a ratio of 1:3 with propylene glycol. The samples were then annealed at 400°C for 12 min in an atmosphere of 8.5% H<sub>2</sub> in He and thinned to  $\sim 0.1$  mm to reduce the series resistance of the substrate. Aluminum gates were evaporated through a metal mask, and a soldered 80% In-20% Cd contact was applied to the back of the sample before again alloying for 1 min at 400°C.

The measurements were performed in the same manner as previously described<sup>3</sup> and the results are

shown in Fig. 1. The devices all exhibited a counter-clockwise hysteresis; however, only the negative-going sweep is shown for clarity. A large dispersion in the oxide dielectric constant appears to occur between 10 Hz and the quasistatic data. The analysis of the quasistatic data was accomplished using a different value of oxide capacitance than that used for the high-frequency data. Integration of the area below a horizontal line drawn through  $C_{ox}$  and the experimental curve for the quasistatic data as described by Berglund<sup>6</sup> yields a total change in surface potential of 0.45 V. The carrier concentration for this device was determined from a deep depletion curve taken with a sweep rate of 400 V/sec. The doping density was calculated from the plot of the measured deep depletion capacitance  $C_m$  versus gate voltage  $V_g$  in Fig. 2 using the method of van Gelder and Nicollian.<sup>7</sup> Using the equation

$$N_A = 2 \left( q \epsilon_s \frac{d(A/C_m)^2}{dV_g} \right)^{-1}, \quad (1)$$




FIG. 1. Capacitance-voltage characteristics of anodized *p*-GaAs.